

# Comprehensive Review of Different Methods for Via Filling Process in Through Silicon via (TSV) Fabrication

S. A. Mior Shahidin<sup>\*</sup> and N. A. Fadhil<sup>a</sup>

Faculty of Mechanical Engineering, Universiti Teknologi Malaysia, 81310 Johor, Malaysia. \*akmaliah82@gmail.com, \*norakmal@utm.my

**Abstract** – Through silicon vias (TSVs) is a promising technology that has been introduced into high volume manufacturing recently. Through silicon via (TSV) can be customized to fit different design specifications, from dimensions to materials to the location of the vias. This paper gives a comprehensive summary of the TSV fabrication steps, including etch, insulation, and metallization process. In addition, recent researches for various methods applied for via filling process also been discussed. Moreover, the current and future prospects of electroless copper deposition as low cost metallization technology for via filling process had been addressed. In conclusion, electroless copper deposition is a promising technique has a bright future development to be implemented for TSV application. **Copyright © 2016 Penerbit Akademia Baru - All rights reserved.** 

Keywords: Through Silicon Via (TSV), Via Filling, Electroless Cu Plating

#### **I.0 INTRODUCTION**

Recently, modern electronic devices are in a constant demand of higher density integration, smaller size, superior performance, and lower cost [1-4]. Traditional 2D integration approaches have been shown to have serious limitations when it comes to fulfilling these demands. Threedimensional integrated circuit (3D-IC) with through silicon vias (TSVs) is a promising technology to improve performance without increase of power consumption [5,6].

Detail reviews on the technology and manufacturing of TSV have been described by several authors [7,8]. The idea of using TSV technology has been around for many years as it was introduced by William Shockley [9] in 1954. However, only recently the technology has been introduced into high volume manufacturing. A TSV can be customized to fit different design specifications, from dimensions to materials to the location of the vias. They drastically reduce the interconnect length among chips, increasing speed and improving the circuit performance [10]. In the near future, the TSV diameter is expected to be smaller than 2  $\mu$ m, and the aspect ratio is expected to be larger than 10 [11].

Key technologies involved in the TSV process include (a) silicon (Si) via formation with controlled profile, (b) insulation layer, barrier layer and seed layer deposition with good conformality, and (c) defect-free via filling. Deep reactive ion etching (DRIE) based on the Bosch method is usually used to fabricate the Si vias. This is a time-multiplexed alternating process that alternates etch and passivation steps, each lasting only a few seconds [12]. In 2009,



Xiaopeng Li et. al. [13] had developed a two-step etching process to fabricate the Si pillar arrays, which are macroporous Si formed by photoelectrochemical etching, and post-chemical KOH etching. The method had been improved by Yuncan Ma and friends [14] in 2013, where he had proposed a simple method using 800-nm femtosecond laser irradiation and chemical selective etching for fabrication of high aspect ratio of all Si groves.

In order to investigated the effect of chemical and mechanical factors on the chemical mechanical polishing (CMP) performance in TSV fabrication, Can Rao et. al. [15] had demonstrated the mechanism on non-uniformity and via dishing. He concluded that high down force and low down force should be combined to achieve a high removal rate as well as low dishing. Wonseop and friends [16] also shared the same objective, but more specifically to understand the effect of pH and down pressure in elucidating the chemical and mechanical mechanism in CMP process. He concluded that the repulsive interaction force, solubility of amorphous silica, and total contact area at the pad-particles-wafer interface are important factors in determining polishing performance.

Some literature has investigated the TSV via filling process with various methods. However, there are some discrepancies in the reported findings, especially on the advantages and disadvantages of various methods for via filling. Therefore, this paper will present an overview of the TSV integration in terms of the fabrication process. Various methods for the metallization of copper (Cu) film deposited on TSV or via filling will be discussed based on researches that had been conducted recently and the advantages and disadvantages of the process was also identified. Moreover, the current and future prospects of electroless copper plating as low cost metallization technology for via filling process will be addressed. In addition, to the author's knowledge, there is still no comprehensive literature on the subject.

# 2.0 TSV INTEGRATION

The fabrication process of the TSV structure varies depending on the design and application [17]. For instance, partially-filled (annular) and fully-filled TSVs have a different fabrication processes. Also, the structures, such as redistribution lines (RDL) and contact pads, which enable electrical measurement, add the fabrication steps. Currently, there are two different approaches to TSV vertical integration that have been adopted for 3D chip stacking depending on its application type, which are blind via filling before wafer thinning (via-first approach) and through via filling after wafer thinning (via-last approach) [18,19].

In via first approach, vias are filled with Cu from the front side of the Si wafers by electrodeposition process. After vias are filled, overburden is removed and the wafer is thinned at the backside of the wafer until the TSV interconnects are exposed. Meanwhile in via last approach, vias are filled after wafer thinning. Seed layer is deposited on one side of the wafer and a carrier wafer may be used to handle this thin wafer. The bottom electrode could be sputtered metals on polymers and remove the polymer to form the film type bottom electrode or just direct metal to metal bonding. Fig. 1 shows the schematic diagram for via first and via last approaches.





Figure 1: (a) Via First and (b) Via Last Approaches Process [19]

Due to the difficulties in handling and plating thin wafers, the first approach gained much popularity becoming the most preferred TSV stacking method in industry today [19]. The key technologies enabling TSV-based 3D chip integration, based on the via first approach process is summarized as follows. Study on via first approach process optimisation had been conducted by Cyrille Laviron [20] and details of process are can be referred in reference [21].

# 2.1 Via formation

DRIE is generally used to create via holes [22]. This process is a series of etch and deposition cycles, each lasting only a few seconds, which uses sulphurhexafluoride (SF<sub>6</sub>) to rapidly etch the Si and fluorocarbon to passivate the sidewalls of the via during a time-multiplexed deep etching process. The Bosch process etches with high selectivity, achieves near-vertical sidewalls, and leaves small sidewall scallops [22].

# 2.2 Insulator/barrier/seed deposition

Si via sidewall need to be passivated to electrically isolates the TSV from the surrounding Si substrate. Good insulation properties with higher breakdown voltage, no leakage, and no cracking are important for via lining dielectric materials [23]. Other important criteria for via lining dielectrics are good coverage and uniformity, lower stress and process temperature compatibility [23].

Silicon dioxide (SiO<sub>2</sub>) layer is commonly used as via lining dielectric material, which is highly conformal. Organic polymer can be used as via lining dielectric materials as well. Among the organic via liner materials, parylene is highly conformal, which is deposited in a special parylene deposition chamber. [23]



The process followed by the fabrication of diffusion/barrier layer which can be made from silicon nitride (Si<sub>3</sub>N<sub>4</sub>), titanium nitride (TiN) or tantalum nitride (TaN). The thickness of the insulation layer is about 1-2  $\mu$ m whereas the thickness of the diffusion layer is in the range of 5-20 nm. Both of these layers can be deposited with the plasma-enhanced chemical vapor deposition (PECVD). SiO<sub>2</sub> layer can be also deposited with wet thermal oxidation process. For barrier or seed layer deposition, atomic layer deposition (ALD), physical vapor deposition (PVD) or CVD can also be used, depending upon feature shape and aspect ratio. ALD produces highly conformal layers and it allows the deposition in the low temperatures. The PVD process has the advantages of low process temperature and fair adhesion, but poor uniformity, whereas the CVD process has moderate process temperature and good uniformity, but poor adhesion. [24]

# 2.3 Via filling process

There are typically three types of via deposition process, such as lining, full lining, as well as full lining with stud formation [24], as illustrated in Fig. 2.



**Figure 2:** Types of via deposition process; a) lining, b) full lining, and c) full lining with stud formation. [24]

The lining process is generally used for some sensor applications. Typically, requirement for Cu lining are high degree of conformality and thickness of 5-15% of the feature width. Meanwhile, full lining is employed over a wide range of feature dimensions, from near damascene-scale features to large features used for sensor applications. The general requirement for full lining is a robust and void-free deposition within the features. The choice of adding a photo defined resist mask allow the creation of a Cu stud on top of the filled via depends on the integration scheme and the tradeoff between CMP removal of Cu overburden and chemical etch of the barrier and seed layer [24].

To adequately fill vias, a superconformal fill mechanism, where the rate of deposition is faster at the bottom of feature than at the top, is required.

#### 2.4 Electrodeposition of RDL

RDL can be plated for rerouting the current paths. Compared to typical bump patterns, RDL patterns are generally much more complicated, the deposit thickness is much thinner (typically  $<7 \mu$ m), and the specification for thickness uniformity is more stringent.



### 2.5 Wafer thinning and bonding

Final wafer thickness is usually below 70  $\mu$ m, thinned by a combination of grinding/lapping, CMP wet etching and dry etch. The challenges for grinding-based thinning process are the difficulty in handling thinned wafers and the creation of micro-cracks and chipping due to the formation of a sharp edge profile. A variety of bonding methods are available, including Si fusion bonding, polymer adhesive bonding, metal-to-metal bonding and eutectic bonding.

### 3.0 VARIOUS METHODS APPLIED FOR VIA FILLING PROCESS

The TSV filling technique is an important factor in the TSV interconnection process. There are different methods for the metallization process such as CVD, PVD, electrodeposition and electroless deposition process.

Yann Civale et al. (2013) [25] investigated the thermal stability of PVD diffusion barrier in 3D TSV process. Through his study, he concluded 5 nm PVD Ta barriers are thermally stable, while PVD Ti-barriers require thicknesses above 5 nm to guarantee their thermal stability. Unfortunately, as the TSV density and aspect ratio increase, PVD technique is not sufficient to overcome issues coming from deposition step coverage and continuity.

In 2014, Larissa Djomeni et al [26] conducted investigation on a barrier layer for Cu diffusion in high aspect ratio TSVs using a different method which was a low temperature MOCVD deposition. Earlier to that, a novel study had been conducted by John A.T. Norman [27] in 2008 to investigate new precursors (KI3 and KI5) for CVD Cu metallization in TSV fabrication process. These new precursors are thermally stable yet chemically reactive under CVD conditions, growing Cu films of exceptionally high purity at high growth rates. Their thermal stability can allow for elevated evaporation temperatures to generate the high precursor vapor pressures needed for deep penetration into high aspect ratio TSV vias. In the same year, Druais et al. [28] demonstrated the fabrication of 10:1 vias with a diameter of 5 m through a batch CVD deposition of a TiN barrier and then an electrografting deposition of a Cu seed layer. M. J. Wolf [29] also investigated the impact of seed layer nature on filling ratio and void formation with respect to via diameter and via depth. He used different approach and different types of materials for the seed layer process which are CVD Cu seed layer, CVD tungsten seed layer, sputtered TiW/Cu seed layer and CVD Tungsten and sputtered TiW/Cu seed layer. However, the CVD process temperature was higher than 500 °C and the resistivity of the TiN layer was controlled by means of a toxic  $NH_3$  gas flush step, which restrained this method from the practical application.

The specificity of TSV structures, combining both high aspect-ratios and via depth ranging from tenth to several hundred microns, implies the development of new deposition methodologies and chemistries. In recent years, the development of Cu plating technology for TSV via filling has been a focus within the 3D integration community.

In 2006, Bioh Kim [30] investigation was focused on developing methodologies to avoid voids and seam during Cu filling of deep vias through electrodeposition process. He found that the plating bath for via filling requires a high metal concentration and a strong-super conformal capability. He also concluded that reducing current crowding at the via bottom by optimizing deposition conditions is critical in achieving void-free, bottom-up filling.

His agreement was supported by Dean Malta [31] and K. Y. K. Tsui [32] who both studied on electrodeposition for TSV via filling process in year 2009. Dean Malta [31] added a specific key plating factors that need for a careful attention in electrodeposition process, which are the optimization of the seed layer and the prewet process, the solution additive levels and plating current density. Meanwhile, K.Y.K. Tsui [32] mentioned that the key factors that influencing the via filling quality are the variation in both via opening and depth, current density, power waveform and so on. Study on the seed layer process also had been conducted by Sanghoon Jin [33] currently using alkaline pyrophosphate solution in electroplating process.

For electrodeposition process in particular, the mode of action of organic additives (accelerator, suppressor and leveller) promoting the so-called "bottom-up filling" can be greatly affected by mass transportation and convection effects associated with large volumes TSV vias. The relative concentrations between these three additives play an important role for the via filling, promoting the bottom-up effect, also called superfilling. The understanding of the action of each additive, particularly for the superfilling generation, was widely studied.

In 2010, Elise Delbos [34] had optimized the bottom up filling for efficient Cu metallization in TSV. **Fig. 3** shows the via filling cross-sections as a function of accelerator concentration. Concerning the via surface, the Cu layer thickness remains constant at about 8  $\mu$ m despite the accelerator quantity increase. Therefore, she concluded that the high efficiency of the levelling and suppressing agents allowing the superfilling in the structure to be modified without leading to undesirable thick deposits on the wafer surface. Her study was agreed by Haiyong Cao [35] who studied the Cu filling mechanism by the simulation of electric field distribution in 2014.



Figure 3: Via filling cross-sections as a function of accelerator concentration [34]

Although the superconformal growth is well-established in electrolyte with optimal additives concentration, the use of plating additives will induce high process complexity in terms of process control and high process costs due to the high consumption of the additives. In addition, void-free Cu deposition in TSVs is still a challenge. When the Cu was deposited in the vias, the electrolyte cannot wet the vias surface completely and in deep and narrow vias even does not reach some local vias points. Due to the insufficient wetting of TSVs, electroplating remains open at incomplete wetting local points, which leads to the void formation and poor electrical performance.

In order to overcome the problem of void formation and to achieve uniform and void free deposition in TSVs, Few studies on improving the wetting surface of Cu seed layer in TSVs had been conducted.



Predeep Dixit et al. [36] reported various surface treatment methods such as plasma, UV and wet treatment to improve the wetting characteristics of vias sidewall surface and through-wafer Cu interconnects of aspect ratio as high as 20. This is in agreement with Junhong Zhang [37] who had focussed on the investigation of wetting process of Cu filling by agitation and vacuum pretreatment in 2015. By agitation pretreatment, a large void was observed at the bottom of the vias where the Cu seed layer was clearly seen, which was attributed to the insufficient wetting of vias. The vacuum pretreatment results suggested that the air inside the vias was almost completely evacuated, which was also agreed by Li Du et. al. [38], as shown in Fig. 4. Hence, the deionized water used as wetting solution easily permeated the blind vias relying on atmospheric pressure. Consequently, the uniform, complete and void-free Cu filling was achieved due to better wettability of 273K deionized water.



Figure 4: The influence of the pre-wetting methods on Cu filling. (a and b) The cross-section and surface views of the Cu filled vias after rocking agitation. (c and d) The cross-section and surface views of the Cu filled vias after ultrasonic agitation. (e and f) The cross-section and surface views of the Cu filled vias after vacuuming. [38]

#### 4.0 ELECTROLESS CU DEPOSITION AS AN ALTERNATIVE METHOD

Although electrodeposition is now commonly used as the filling technique, it is not the only one. Another promising candidate for TSV filling is electroless plating (ELP), which was first observed by Wurtz [39] in 1844. It is a non-galvanic type of plating that involves several simultaneous reactions in an aqueous solution, which occur without the use of external electric power. The reaction is accomplished when hydrogen is released by a reducing agent, and oxidized thus producing a negative charge on the surface. For this reason, no electrode is needed for the plating. Moreover, because of its low temperature, wafer size flexibility, low equipment costs and conformal deposition property, it finds applications in IC fabrication.



Few studies had been conducted recently on the TSV via filling process by means of electroless plating technique. In 2003, Hidemi Nawafumi [40] had investigated the improvement of viafilling in neutral electroless Cu plating for ULSI metallization. From his investigation, he found out that a minute contact hole can be filled with Cu without causing a seam. This finding was supported by Jaehui Ann [41] in her investigation of Cu electroless plating on the sidewall of the through-wafer via holes. Meanwhile in 2012, F. Inoue [42] had formed a conformal diffusion barrier and seed layers by electroless plating using palladium nanoparticles (Pd-NPs) catalyst in high aspect ratio TSVs. Later in 2013, he continued the study with feasibility of a TSV filling process using electroless deposition of Cu on atomic layer deposition of ruthenium [43].However, these works were more focus on the pre-deposition treatment of the surfaces which is the deposition of barrier layer or seed layer.

Meanwhile, Santagata et al. [44] presented TSV filling by Cu electroless plating (ELP), as shown in Fig. 5. This method produces uniform fillings and in a shorter time than electrodeposition process. This is because the electroless deposition process happens selectively on desired locations. This feature becomes even more important when the diameter of via decreases. Furthermore, the method enables low cost and low temperature fabrication process.



Figure 5: SEM cross section pictures of the TSVs after the electroless deposition of Cu [44]

#### **5.0 CONCLUSION**



The idea of using TSV technology has been around for many years. However, this technology has only recently been introduced into high volume manufacturing. This paper presented an inclusive review of various methods for via filling process in TSV fabrication. The key technologies enabling TSV-based 3D chip integration was summarized. Furthermore, electroless Cu deposition had been identified as current alternative method for via filling process. It is expected that this will be an active area for research and development for many years.

### ACKNOWLEDGEMENT

The authors would like to express their gratitude to the team from Solder Metallurgy Laboratory, Computational Solid Mechanics Laboratory (CSMLab) and Materials Science Laboratory, Faculty of Mechanical Engineering, Universiti Teknologi Malaysia. This research was financially supported by the Ministry of Education Malaysia through the FRGS Grant (Grant no; R.J130000.7824.4F661) and CREST Grant (Grant no; R.J130000.7324.4B118).

### REFERENCES

- J.U. Knickerbocker, P.S. Andry, B. Dang, R.R. Horton, M.J. Interrante, C.S. Patel, R.J. Polastre, K. Sakuma, R. Sirdeshmukh, E.J. Sprogis, S.M. Sri-Jayantha, A.M. Stephens, A.W. Topol, C.K. Tsang, B.C. Webb, S.L. Wright, Three-dimensional silicon integration, IBM Journal of Research and Development 52 (2008) 553-569.
- [2] V. Pavlidis, E. Friedman, Three-dimensional Integrated Circuit Design, Threedimensional Integrated Circuit Design (2009) 309.
- [3] T.S. Cale, J.-Q. Lu, R.J. Gutmann, Three-dimensional integration in microelectronics: Motivation, processing, and thermomechanical modelling, Chemical Engineering Communications 195 (2008) 847-888.
- [4] P. Ramm, A. Klumpp, J. Weber, 3D integration technologies for MEMS/IC systems, Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting, art. no. 5314117 (2009) 138-141.
- [5] P. Ruch, T. Brunschwiler, W. Escher, S. Paredes, B. Michel, Toward five-dimensional scaling: How density improves efficiency in future computers, IBM Journal of Research and Development 55 (2011) 6044603.
- [6] J.P. Gambino, S.A. Adderly, J.U. Knickerbocker, An overview of through-silicon-via technology and manufacturing Challenges, Microelectronic Engineering 135 (2015) 73– 106.
- [7] M.-F. Lai, S.-W. Li, J.-Y. Shih, K.-N. Chen, Wafer-level three-dimensional integrated circuits (3D IC): Schemes and key technologies, Microelectronic Engineering 88 (2011) 3282–3286.
- [8] D. Diehl, H. Kitada, N. Maeda, K. Fujimoto, S. Ramaswami, K. Sirajuddin, R. Yalamanchili, B. Eaton, N. Rajagopalan, R. Ding, S. Patel, Z. Cao, M. Gage, Y. Wang, W. Tu, S.W. Kim, R. Kulzer, I. Drucker, D. Erickson, T. Ritzdorf, T. Nakamura, T. Ohba,



Formation of TSV for the stacking of advanced logic devices utilizing bumpless waferon-wafer technology, Microelectronic Engineering 92 (2012) 3–8.

- [9] W. Shockley, Semiconductive wafer and method of making the same, US3044909 A, 1962.
- [10] S. Warnat, Technologies for the integration of Through Silicon Vias in MEMS packages. Doctor of Engineering. University of Kiel, Germany, (2009).
- [11] H. Viljanto, Reliability and Lifetime Assessment of Through-Silicon Vias under Thermal Cycling. Master of Science in Technology. Aalto University, Finland, (2015).
- [12] M.J. Walker, Comparison of Bosch and cryogenic processes for patterning high aspectratio features in silicon, Microelectronic and MEMS Technologies, in: International Society for Optics and Photonics (2001) 89–99.
- [13] X. Li, H.-S. Seo, H.-D. Um, S.-W. Jee, Y.W. Cho, B. Yoo, J.-H. Lee, A periodic array of silicon pillars fabricated by photoelectrochemical etching, Electrochimica Acta 54 (2009) 6978–6982.
- [14] Y. Ma, A. Pan, J. Si, T. Chen, F. Chen, X. Hou, A simple method for fabrication of highaspect-ratio all-silicon grooves, Applied Surface Science 284 (2013) 372-378.
- [15] C. Rao, T. Wang, J. Wang, Y. Liu, X. Lu, Improvement of via dishing and nonuniformity in TSV chemical mechanical planarization, Microelectronic Engineering 151 (2016) 38–46.
- [16] W. Choi, S.M. Lee, R.K. Singh, pH and down load effects on silicon dioxide dielectric CMP, Electrochem. Solid-State Lett. 7 (2004) G141–G144.
- [17] J.U. Knickerbocker, P.S. Andry, B. Dang, R.R. Horton, M.J. Interrante, C.S. Patel, R.J. Polastre, K. Sakuma, R. Sirdeshmukh, E.J. Sprogis, S.M. Sri-Jayantha, M. Stephens, W. Topol, C.K. Tsang, B.C. Webb, S.L. Wright, Three-dimensional silicon integration, IBM J. Res. Dev. (52) 553–569.
- [18] S. Wang, Fast Filling of Through Silicon Vias (TSV) and Related Reliability Studies, Doctor of Philosophy, The Hong Kong University of Science and Technology (2013).
- [19] R. Beica, P. Siblerud, C. Sharbono, M. Bernt, Advanced Metallization for 3D Integration, 10<sup>th</sup> Electronics Packaging Technology Conference, (2008).
- [20] C. Laviron et al., Via First Approach Optimisation for Through Silicon via Applications, Electronic Components and Technology Conference (2009).
- [21] B. Kim, et al, High Aspect Ratio Via Filling with Copper for 3D Integration, Proceedings of Semicon Korea 2006 STS, S6: Electropackage System and Interconnect Product (2006).
- [22] I.U. Abhulimen, Characterization of Deep Reactive Ion Etching (DRIE) for Via Formation in Chip Stacking Applications. Doctor of Philosophy in Electrical Engineering, Tuskegee University (2008).



- [23] T. Jiang, Sh. Luo, 3D Integration-Present and Future, 10<sup>th</sup> Electronics Packaging Technology Conference, (2008).
- [24] Ph. Garrou, Ch. Bower, P. Ramm, Handbook of 3D Integration: Volume 1- Technology and Applications of 3D Integrated Circuits, John Wiley & Sons, (2011).
- [25] Y. Civale, K. Croes, Y. Miyamori, D. Velenis, A. Redolfi, S. Thangaraju, A. Van Ammel, V. Cherman, G. Van der Plas, A. Cockburn, V. Gravey, N. Kumar, Zh. Cao, Y. Travaly, Z. Tokei, E. Beyne, B. Swinnen, On the thermal stability of physically-vapor-deposited diffusion barriers in 3D Through-Silicon Vias during IC processing, Microelectronic Engineering 106 (2013) 155–159.
- [26] L. Djomeni, Th. Mourier, S. Minoret, S. Fadloun, F. Piallat, S. Burgess, A. Price, Y. Zhou, Ch. Jones, D. Mathiot, S. Maitrejean, Study of low temperature MOCVD deposition of TiN barrier layer for copper diffusion in high aspect ratio through silicon vias, Microelectronic Engineering 120 (2014) 127–132.
- [27] J.A.T. Norman, M. Perez, S.E. Schulz, Th. Waechtler, New precursors for CVD copper metallization, Microelectronic Engineering 85 (2008) 2159–2163.
- [28] G. Druais, G. Dilliway, P. Fischer, E. Guidotti, O. Lühn, A. Radisic, S. Zahraoui, High aspect ratio via metallization for 3D integration using CVD TiN barrier and electrografted Cu seed, Microelectronic Engineering 85 (2008) 1957–1961.
- [29] M.J. Wolf, Th. Dretschkow, B. Wunderle, N. Jurgensen, G. Engelmann, O. Ehrmann, A. Uhlig, B. Michel, H. Reichl, High Aspect Ratio TSV Copper Filling with Different Seed Layers, Electronic Components and Technology Conference, (2008).
- [30] B. Kim, Ch. Sharbono, T. Ritzdorf, D. Schmauch, Factors Affecting Copper Filling Process Within High Aspect Ratio Deep Vias for 3D Chip Stacking, Electronic Components and Technology Conference, (2006).
- [31] Dean Malta et al., Integrated Process for Defect-Free Copper Plating and Chemical-Mechanical Polishing of Through-Silicon Vias for 3D Interconnects, Electronic Components and Technology Conference, 2010.
- [32] K.Y.K. Tsui, S.K. Yau, V.C.K. Leung, P. Sun, D.X.Q. Shi, Parametric Study of Electroplating-based Via-filling Process for TSV Applications, International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP), 2009.
- [33] S. Jin, D. Lee, W.Y. Lee, S.Y. Lee, M.H. Lee, Seed Step-Coverage Enhancement Process for a High-Aspect-Ratio Through-Silicon Via Using a Pyrophosphate Solution, Met. Mater. Int. 21 (2015) 775-779.
- [34] E. Delbos, L. Omnès, A. Etcheberry, Bottom-up filling optimization for efficient TSV metallization, Microelectronic Engineering 87 (2010) 514–516.
- [35] H. Cao, T. Hang, H. Ling, W. Luo, X. Feng, M. Li, Study on the behaviors of Cu filling in special through-silicon-vias by the simulation of electric field distribution, Microelectronic Engineering 116 (2014) 1–5.
- [36] P. Dixit, K. Henttinen, Chapter 38 Via Technologies for MEMS, Handbook of Silicon Based MEMS Materials and Technologies (Second Ed.) (2015) 694-712.



- [37] J. Zhang, W. Luo, Y. Li, L. Gao, M. Li, Wetting process of copper filling in through silicon vias, Applied Surface Science 359 (2015) 736-741.
- [38] L. Du, T. Shi, P. Chen, L. Su, J. Shen, J. Shao, G. Liao, Optimization of through silicon via for three-dimensional integration, Microelectronic Engineering 139 (2015) 31–38.
- [39] A. Wurtz, C.R. Hebd, Seances Acad. Sci. 18 (1844) 702.
- [40] H. Nawafune, Sh. Higuchi, K. Akamatsu, E. Uchida, Improvement of Via-Filling in Neutral Electroless Copper Plating for ULSI Metallization. Journal of the Surface Finishing Society of Japan 54 (2003) 683-688.
- [41] J. Ahn, H.-Y. Kim, H.-Ch. Koo, J.J. Kim, J. Kim, Characterization and Cu electroless plating of laser-drilled through-wafer via-holes in GaN/Al<sub>2</sub>O<sub>3</sub>, Thin Solid Films 517 (2009) 3841–3843.
- [42] F. Inoue et al., Adsorption of Pd nanoparticles catalyst in high aspect ratio through-Si vias for electroless deposition. Electrochimica Acta 82 (2012) 372–377.
- [43] F. Inoue et al., Electroless Cu deposition on atomic layer deposited Ru as novel seed formation process in through-Si vias. Electrochimica Acta. 100 (2013) 203–211.
- [44] F. Santagata, C. Farriciello, G. Fiorentino, H. Wvan Zeijl, C. Silvestri, G.Q. Zhang, P.M. Sarro. Fully Back-End TSV Process by Cu Electro-less Plating for 3D Smart Sensor Systems. Journal of Micromechanics and Microengineering 23 (2013) 055014.